

32X Hardware Manual Supplement 2 Doc # MAT-02-R4-SP2-072094

32X Hardware Manual Supplement 2

Limitations Concerning the SH2 Interrupt

- Poor performance occurs in the SH2 concerning the following interrupts.
- If an external interrupt (VEES, V, H, CMD, PWM) imput in imput in the additional edge period for interrupt inputs, or external interrupt of lower levels, SE2 well not economic the external interrupt.
 When multiple interrupt areas are extend, there may be benevire to the vision.
 - When multiple inferrupt arguin are entered, there may be beauching to the anionrupt process soutise of a vector number that differs from the interrupt vector originally seculved. Networtheless, an accurate value to entered in the SR pusals level.

Corrective Action

- Corrective action to trians by controlling the free run-tuner output of SH2 by software. The corrective process must be done within the control interrupt process matter. A pupeline operation must be considered to prevent the same
- The jump destination of all interrupts, unwassi and external are set to the same address and can be swelded by jumping to the original jump destination through the SK value.
- a) The SK mask should be not relicated 1; revival operation will not occur if set as 0 b) Interrupt of the SEO internal peripheral module should use levels 2 = 5. With the EVA chap cut 2. So periodic in resemble allowuph operations extend taken state the totals allowup on correction extends taken state the totals allow up to correctly the logicus accurated that this is used to the virtal version of the extend deriver committee account with the state of the total correct committee correctly.
- When Gering the external unimage facility is the Perspans, the popular operations are also considered in giredizated the same investigates for explosed again, When naturangly facilities are so the I/O address the same southwesses is exceeded before the serious operation in complete facilities of the wider belief in codic to elegate the code to the wider belief in codic to elegate the code to the cod

As Equac 1 shows, when returning flous the interrupt process through RTE, a 1 cycle effects is required between the need eccentrated for specificacities and the RTE, contrained. When changing SR value frough the LTC constrained and allowing other section of the change of the change of the contrained and allowing other sections to apply it in subplots a measurant 4 cycle therein is inquired in between synthesises command and LTC contrained, as following Figure 2.

The control for former of the control former





is (muschitchs) when the interrupt factor is from the internal people of odule. Two cycles are needed until the intervent from the interval perioderal module to recognized by the CPU, and to transmit internati wone-us that no longer exist. When returning from the interrupt process through RTE, as shown in Figure 3. there as a 2 credit groups usual interrupt is received, even if he RTE command in executed immediately after the mod command for evolutionarytics. When eatherer the the change of the SR value through the LDC command and other restricts intenrupts, a mirritarum 2 cycle interval is required in between synchronous co Completion of Wine | Next Interrupt our be Received RTE Conmend Delay Shit Command PC Current Informed Common State Normal Command Street Peoplew Street, pt Forum & Pleating Operation when Authorities interrupt by Change of St.

The principal operation must be considered in keeping the same extensive from







none, north, north, name, sout, Level 1 - G Level E . E Level 10 . 15 Dott and even levels for entered interport vectors should be the state address, as above konore VPES Interses mov'er (C. © (seemelos, glr.) movi TOPIC ID IO 12. 0 (TOPC 11 V Interrigit class The shore should be same the same for H. CMG. PWM after Hardway Messel